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Abstract—Waveguides, mirrors, and polymer pillars can be in-
tegrated together to provide optical interconnects to the chip level.
Total internal reflection in the polymer pillar provides a high level
of spatial confinement of the light. The metallized mirror termi-
nating the waveguide may be at 45 or at a nearby angle such as
54.74 (anisotropically etched silicon) and produce nearly equal
coupling efficiencies. For a polymer waveguide, a gold mirror, and
a polymer pillar of the dimensions fabricated, the simulated cou-
pling efficiencies are 80.7% or 0.93 dB (45 mirror) and 82.5% or
0.84 dB (54.74 mirror), respectively. These simulations together
with the fabrication and testing of a 54.74 mirror configuration
demonstrates the viability of the waveguide-mirror-pillar struc-
ture, its insensitivity to mirror angle, and its compatibility with
current substrate fabrication technologies.
Index Terms—Finite-difference time-domain (FDTD), mirrors,
optical interconnects, optical waveguides, polymer pillars.
I. INTRODUCTION
AS microprocessor technology improves towards gigascaleintegration (GSI), optical interconnects are speculated
to help provide high input–output (I/O) bandwidth between a
package-substrate and a chip [1]–[5]. For this to occur, schemes
for out-of-plane coupling between a substrate and a chip that
are compatible with conventional electrical I/O interconnects
must be examined. One example scheme bonds active device
arrays and a microprocessor onto an interposer that is, in turn,
bonded onto a board with mirror-terminated waveguides [2]. A
second scheme bonds dissimilar-material chips on a substrate
with volume-grating couplers and compliant interconnects [3].
These are quasi-freespace solutions since the light propagating
between the substrate and chip is not spatially confined. This
necessitates using large lenses (230- m diameter [2]) and cou-
plers (500- m length [3]) to account for 1) alignment tolerances
due to assembly and 2) the coefficient of thermal expansion
mismatch between the package-substrate and chip. In an at-
tempt to address these compatibility and packaging constraints,
polymer pillar chip I/O interconnects were introduced [6], [7].
A polymer pillar is a compliant cylindrical structure batch-
fabricated at the wafer level after back-end-of-line processing.
Each die is flip-chip bonded onto a package-substrate to provide
optical I/O interconnection with area densities that can exceed
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Fig. 1. Schematic of out-of-plane coupling in which mirror-terminated waveg-
uides are integrated with polymer pillar I/O interconnects for coupling light
into complementary metal–oxide–semiconductor (CMOS) chips with mono-
lithically integrated CMOS-compatible photodetectors where (a) represents a
mirror fabricated by imprint lithography on a printed wiring board and (b) repre-
sents a mirror etched directly into a silicon carrier. The package-substrate could
alternatively be any multichip module or carrier. The passivation could be any
CMOS compatible dielectric material.
/cm [6]. Air-clad pillars are known to confine and concen-
trate light [7]; thus, they provide spatial confinement of light in
the region between the substrate and chip. To enable them as
optical I/O, light is coupled into the pillar using mirror-termi-
nated waveguides, as shown in Fig. 1. The waveguides are em-
bedded in air to provide high index contrast. The figure shows
two possible configurations. In Fig. 1(a), the mirror is fabricated
by imprinting [8] an anisotropically etched silicon mold with
smooth 54.74 slanted sidewalls into the cladding material. In
Fig. 1(b), the substrate is a silicon carrier [9] and the mirror is
etched directly into it [10]. In both configurations, the mirror
angle is not 45 yet it combines with the waveguide and pillar
to produce a 90 redirection of the light. Advantages of spa-
tial confinement due to the pillar include 1) smaller optoelec-
tronic device cross sectional dimensions, 2) mirror-angle insen-
sitivity, and 3) compatibility with available substrate fabrication
technologies. The motivation for our work is to integrate sub-
strate-level waveguides and mirrors with polymer pillars to en-
able an optical interconnect structure to serve as a chip-substrate
optical I/O. We demonstrate waveguide-to-mirror-to-pillar cou-
pling through simulation and experiment.
II. OPTICAL SPATIAL CONFINEMENT
Optoelectronic devices are generally located directly above
their corresponding coupling elements. In geometrical optics,
mirrors reflect rays with angles of reflection equal to the angle of
incidence. Thus, a 45 angle is the intuitive choice for a mirror to
1041-1135/$20.00 © 2006 IEEE
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Fig. 2. SEM image of an array of polymer pillars fabricated directly above
mirror-terminated waveguide regions.
couple light out of a waveguide at 90 . Example 45 mirror-ter-
minated waveguide work for chip-substrate I/O interconnection
include [2], [4], and [5]. In [2] and [4], the mirror is formed
by dicing, while in [5], the mirror is direct laser-written. How-
ever, such fabrication technologies can produce rough surfaces
at incorrect angles [4]. These fabrication tolerances can be ac-
counted for by using a polymer pillar. Since an air-clad polymer
pillar has a high index contrast , light coupled into
it is confined along its height. Spatial confinement is advanta-
geous as described above. In addition, intentional and uninten-
tional deviations from 45 mirrors can be accounted for while
still producing an out-of-plane 90 redirecting of the light. In
this work, the coupler is isolated and waveguide-to-mirror-to-
pillar coupling using a metallized anisotropically etched silicon
sidewall is examined to determine the spatial confinement effect
due to the pillar. The fabricated coupler investigated is shown
in Fig. 2. Metallized (111) sidewalls on -Si substrates are
chosen as the mirror surface because they are smooth and are
consistently produced at a 54.74 angle with respect to the sub-
strate surface [11]. Their root-mean-square roughness was mea-
sured using an atomic force microscope to be consistently less
than 12 nm, which agrees with the values in [11].
III. SIMULATION
Simulations were performed with FullWAVE finite-differ-
ence time-domain (FDTD) software from RSoft Design Group.
Simulation parameters were dictated by fabrication capabilities.
A two-dimensional FDTD continuous-wave simulation was
performed on a 15- m-tall Avatrel waveguide that terminates
at a gold-coated Si mirror beneath a 150- m-tall air-clad
Avatrel pillar. At the simulation and optical test wavelength,
nm, Avatrel has a refractive index of 1.52, and
Au has a refractive index of . The imaginary part
of the refractive index corresponds to the finite conductivity
and thus losses that gold exhibits at this wavelength. While
only a 58- m-tall pillar was fabricated, the taller pillar was
simulated to better illustrate the effect of spatial confinement.
Fig. 3. Time-averaged TE continuous-wave simulation result for wave-
guide-to-pillar coupling using (a) a metallized silicon mirror that is at a 54.74
angle and (b) a 45 mirror. In both cases, the pillars are in air as shown in
Fig. 1. The fabricated pillar’s height is shown by a dashed line.
Transverse-electric (TE) polarization was chosen since it is
commonly used experimentally. The boundaries were perfectly
matched layers. The waveguide cladding layer was 2 m of
SiO . The substrate-level waveguide’s 20 modes were launched
with equally distributed power. This was done because exper-
imentally, a single-mode fiber was used to couple light into
a 0.5-cm-long waveguide, and simulations show this to be
a sufficient length to excite all of these modes. The coupled
power was monitored inside and outside of the pillar.
The simulation result for waveguide-to-mirror-to-pillar cou-
pling of the above is shown in Fig. 3(a). The figure shows that
the mirror reflects the light at a non-90 angle and that the pillar
confines the light along its height due to total internal reflection
(TIR). At a pillar height of 60 m, the power was found to be
82.5% or 0.84 dB of the input. The attenuation is primarily due
to finite mirror size, mirror location, metallic losses, and diffrac-
tion effects. At pillar heights of 105 and 150 m, the power re-
mained 0.84 dB. This demonstrates that power is confined in the
pillar as it propagates along its height. This efficiency compares
well with that of 82% or 0.86 dB for a TIR mirror-terminated
multimode waveguide beneath a 230- m diameter lens at a focal
length of 780 m [2]. Fig. 3(b) shows the simulation result when
the mirror angle in Fig. 3(a) is changed to 45 . Light remains
confined inside the pillar. The coupling efficiency of this con-
figuration is 80.7% or 0.93 dB. If the pillar is removed, and the
upper and lower claddings are both oxide for the mirror-wave-
guide configurations above, the efficiencies are 93% and 91.5%
for 45 and 54.74 , respectively. The 45 case has a higher re-
flectance due to the larger angle of incidence on the mirror and
less reflection at the core–cladding interface. In the pillar case,
the 54.74 mirror has a higher efficiency because it is rotated
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Fig. 4. Microscopic image showing the top view of the experimental wave-
guide-to-mirror-to-pillar coupling demonstration where light is being coupled
out of the pillar due to the gold mirror.
about the center of the waveguide and thus its top edge is closer
to the oncoming light and therefore intercepts a larger fraction of
that light before it leaks into the pillar. These simulations show
that polymer pillars confine the light that is coupled into them,
and that there is no inherent coupling penalty incurred by using
a non-45 mirror.
IV. FABRICATION
A -Si wafer was cleaned and SiO was deposited
using plasma enhanced chemical vapor deposition. NR9-8000
photoresist was spun on and rectangles were photolithograph-
ically defined. A buffered oxide etch was used to transfer the
resist pattern into the SiO . The photoresist was removed and
the wafer was placed in 25% tetra-methyl-ammonium-hy-
droxide (TMAH) at 85 C to transfer the pattern into the Si
by etching along its (111)-plane to a depth of 19 m. The
oxide was removed and a 300/2000 layer of Ti–Au was
selectively sputtered over the etched Si pattern. Titanium pro-
motes adhesion between Au and Si. Next, 2 m of oxide was
deposited onto the wafer to serve as the waveguide substrate
cladding. A 15- m-tall Avatrel film was spun on and channel
waveguides were photolithographically defined to terminate
at the mirror. A 58- m-tall Avatrel film was spun on and cir-
cular cross sections were photolithographically defined above
each mirror-waveguide region. The patterned polymer was
hard-baked and spray-developed to yield pillars. The sample
was cured at 160 C for 90 min. Fig. 2 shows a scanning
electron microscope (SEM) images of an array of fabricated
pillars on mirror-terminated waveguides.
V. OPTICAL TESTING
Waveguide-to-mirror-to-pillar coupling was optically tested
by coupling light from a single-mode fiber into a 0.5-cm-long
waveguide on the Si substrate. Light coupled out of the pillar
was observed with a camera located above the pillar. Fig. 4
shows the light propagating in the waveguide being coupled out
of the pillar. This figure verifies experimentally that mirrors can
be used to couple light into polymer pillars. It also shows that
once 54.74 mirrors are integrated with waveguides and pillars,
the combination produces a 90 redirecting of the light. Further,
it demonstrates that chip-level pillars are compatible with cur-
rent substrate fabrication technologies. A measured coupling ef-
ficiency of between 40% and 50% (3–4 dB) is estimated due to a
waveguide loss of between 0.47–10 dB/cm [3], a mirror loss of
0.32 dB, and a scattered light loss inherent in the measurement.
In [2], the measured efficiency is 1.3 dB. In our work, the wave-
guide material is the dominant source of loss (fabrication depen-
dent). A lower-loss material is presently being investigated. The
salient message of this letter is that the waveguide-mirror-pillar
coupler configuration works.
VI. CONCLUSION
Optical interconnects represent a potential solution for the I/O
bandwidth requirements in future GSI systems. To encourage
their use, out-of-plane coupling between the package-sub-
strate and chip must be in a form compatible with electrical
packaging and assembly requirements. To this end, spatially
confining batch-fabricated polymer pillar optical I/Os were in-
tegrated with metallized Si mirror-terminated waveguides and
waveguide-to-mirror-to-pillar coupling was simulated and ex-
perimentally demonstrated. The simulated coupling efficiency
for this unoptimized configuration was 0.84 dB for the 54.74
mirror, which was similar to the 0.93 dB for the 45 mirror.
Experimental measurements and optimizations are ongoing.
Spatial confinement in the region between a substrate and chip
helps maximize device density, compensate for intentional and
unintentional deviations from 45 mirrors, and ease substrate
technology restrictions.
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